



一、去彈跳(Debounce)

一般按鍵在按下與放開時會有彈跳現象(bouncing)現象



2. 解決方法


(1) 使用低通濾波器



(2) 使用軟體:以 10ms 取樣週期讀取按鍵輸入，若連續讀到五次以上，按鍵值為 LOW，即可認為按鍵有按下

➤ 若開發版上的 FPGA 之輸入頻率為 10MHZ，設計一可去按鍵彈跳的 verilog 程式。

電路方塊



Clkout 週期=10ms

Clkout 頻率=1/10ms=(100hz)

除頻值=10M/10=100k=100000

除頻程式

```
module debounce(clk, rst_, keyin, keyout);
```

```
input clk, rst_;
```

```
input keyin;
```

```
output keyout;
```

```
reg [16:0] clk_count;
```

```
wire cnt_99999;
```

```
reg [2:0] low_count,high_count;
```

```
wire low_count5, hig_count5;
```

```
reg_keyout;
```

```
always @(posedge clk or negedge rst_)
```

```
if(~rst_) clk_count=17'd0;
```

```
else if(cnt_99999) clk_count=17'd0;
```

```
else clk_count=#1 clk_count+1'b1;
```

```
assign #1 cnt_99999=(clk_count==17'd99999);
```

```
always @(posedge clk or negedge rst_)
```

```
if(~rst_) clk_count=3'd0;
```

```
else if(cnt_99999&keyin) low_count=3'd0;
```

```
else if(cnt_99999&(keyin)&high_count<3'd7) high_count=#1 high_count+1'b1;
```

```
assign #1 hi_count5 =(high_count==3'd5);
```

```
always @ (posedge clk or negedge rst_)
```

```
if(~rst_) keyout = 1'b0;
```

```
else if (high_count5) key =#1 1'b0;
```

```
else keyout= #1 low_count5;
```

```
endmodule;
```

測試程式

```
‘timescale 1ns/100ps
```

```
‘include “debounce.v
```

```
module test ;
```

```
reg clk, rst;
```

```
reg keyin;
```

```
wire keyout;
```

```
debounce u1(clk, rst_, keyin, keyout);
```

```
//每 50ns clk 反相一次，可做出週期為 100ns 之時脈
```

```
always #50
```

```
    clk=~clk;
```

```
initial begin;
```

```
#0 clk=0;
```

```
#180000000 $finish;
```

```
end
```

```
initial begin;
```

```
#0 rst_ =1;
```

```
#250 rst_ =1;
```

```
end
```

```
initial begin;
```

```
#0 keyin =1'b1;
```

```
#10000000 keyint= 1'b0;
```

```
#1000000 keyin = 1'b1;
```

```
#1000000 keyin = 1'b0;
```

```
#1000000 keyin = 1'b1;
```

```
#1000000 keyin = 1'b0;
```

```
#60000000 keyint= 1'b1;
```

```
#1000000 keyin = 1'b0;
```

```
#1000000 keyin = 1'b1;
```

```
#1000000 keyin = 1'b0;
```

```
#1000000 keyin = 1'b1;
```

```
end
```

```
initial begin
```

```
#dumpfile(“debounce.vcd”);
```

```
#dumpvars;
```

```
end
```

```
end modules
```

二、狀態機

主要有兩種

1. Moore 狀態機

根據不同之輸入定義目前狀態來改變下一狀態，輸出只與狀態有關


2. Mealy 狀態機

根據不同之輸入與目前狀態來改變下一狀態，輸出與輸入及目前狀態有關。


循序邏輯均可以狀態機來表示，Moore 狀態機使用之狀態較多，且易於設計，Mealy 狀態機使狀態較少，但較難設計與維護。

3. 狀態機之設計

主要使用狀態圖或狀態表，Moore 狀態機狀態圖以圓圈表示，上半圓為狀態碼，下半圓為狀態輸出。



以含箭頭線表示狀態變化，箭頭指向下一狀態，線段上方為目前輸入值。



如此即可形成 Moore 狀態機之狀態變遷圖(state transition diagram)

例有一 Moore 狀態機分四個狀態 S0,S1,S2,S3,狀態變化關係如下

目前狀態	輸入	下一狀態	輸出
S0	0	S0	0
	1	S2	1
S1	0	S2	1
	1	S3	0
S2	0	S3	0
	1	S1	1
S3	0	S0	0
	1	S2	1

將目前狀態，下一狀態輸入輸出之關係以表格來表示時，此表格稱為狀態變遷表，此表可用來製作變遷圖。

